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Abstract—Hybrid high voltage direct current circuit breakers 
(DCCBs) are capable of interrupting fault current within a few 
milliseconds, but this technology has high capital cost, especially 
in a meshed HVDC grid. To increase the economic 
competitiveness of hybrid DCCBs, this paper proposes a capacitor 
commutated dc circuit breaker (CCCB). The CCCB mainly 
comprises an auxiliary branch with a fast dis-connector in series 
with semiconductor devices and the main branch with the series 
connection of a dc capacitor and diode valves. This paper provides 
a detailed depiction of the CCCB. The topology and operating 
principles are discussed. The impact of snubber circuits and stray 
inductances on the commutation process is analyzed. The general 
sizing method for the main components in the CCCB is detailed. 
Reclosing to transmission lines with different operating conditions 
is studied. Several extended topologies are proposed to further 
reduce the semiconductor cost and on-state operation power loss. 
The power loss and cost of CCCB are assessed. Extensive 
simulations on PSCAD/EMTDC verified the dc fault isolation and 
reclosing of the CCCB. 
 
Index Terms—DC circuit breaker, dc grids, HVDC converters, 
HVDC transmission 
I. INTRODUCTION 
In recent years, there has been great interest in developing a 
multi-terminal HVDC system (MTDC) and dc grids. The dc 
circuit breaker (DCCB) is one of the most important 
components in a dc grid[1][2]. Various DCCB topologies have 
been reported in [3]-[21]. Depending on the interrupting 
method, DCCB technologies can be classified into three 
categories: the solid-state DCCBs, the hybrid DCCBs, and the 
mechanical DCCBs.  
The solid-state DCCB has high cost and high power loss and 
is not competitive for HVDC application [1]. The active 
resonant mechanical DCCBs reported in [3]-[7] utilize 
inductors and pre-charged capacitors to create a zero current to 
interrupt the fault current. The power loss of mechanical 
DCCBs is almost negligible since only the vacuum circuit 
breaker (VCB) is exposed to line dc current during normal 
operation. Typically, an interrupter, such as a VCB, driven by a 
hydraulic actuator with an operation time of approximately 
15ms is used at the main branch in a traditional active resonant 
mechanical DCCB [3]. Consequently, the break operation time 
[8] (time interval between the reception of the trip order and the 
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beginning of the rise of the transient interrupting voltage) of 
this traditional mechanical DCCB is too long to meet the 
requirement of fast fault current interruption. Reference [4] 
reported a mechanical DCCB that can interrupt dc current of up 
to 16kA within 10ms. To accelerate the operation speed of the 
interrupter, an electromagnetic actuator is introduced. 
References [5]-[6] demonstrated active resonant mechanical 
DCCBs driven by electromagnetic actuator that can interrupt dc 
fault current of up to 16kA within 5ms. However, it might be 
technologically challenging to achieve fast auto-reclose within 
200-500ms[7] for mechanical DCCBs since the capacitors need 
to be recharged.  
To combine the advantages of solid-state DCCBs and 
mechanical DCCBs, hybrid DCCBs were proposed in [9]-[21]. 
References [9]-[10] developed a prototype that achieved a 
current breaking capability as high as 9kA in a dc test system 
with rated dc voltage of 320kV and rated dc current of 2kA. 
The load commutation switch (LCS) in a hybrid HVDC breaker 
was assessed in [11]. To facilitate dc grid level studies, the 
modeling principles and coordinated control of the hybrid 
DCCB were analyzed in [12]. A similar technology proposed in 
[13] utilizes a large number of cascaded full bridge 
sub-modules instead of IGBTs connected in series to form the 
main branch. This technology was able to interrupt dc fault 
current up to 15kA within 3ms under a voltage rating of 200kV. 
A hybrid DCCB with its main branch composed of thyristors in 
series with capacitors was presented in [14]. The number of 
sub-units of this technology is large, which increases the 
complexity of the control system. A novel hybrid DCCB based 
on the arc voltage instead of the use of power electronics in the 
auxiliary branch was presented in [15]. Experimental prototype 
test results showed that it can interrupt fault current of up to 
10kA within 5ms. 
Another design scheme for hybrid DCCB was proposed in 
[19]. It replaces the main branch with an un-charged capacitor 
and is economically competitive. However, the detailed design, 
operation principles and verifications were not presented. A 
capacitor-buffering DCCB was depicted in [20]. When 
operating in arc mode, the number of power electronic devices 
can be significantly decreased. However, the reliability needs 
to be studied in detail. A thyristor-based hybrid arc-less DCCB 
was proposed in [21]. Compared with the hybrid DCCB 
proposed in [9], it can reduce the number of IGBT devices, but 
a large number of IGBTs remains unavoidable. 
To reduce the cost of DCCB, several publications used the 
idea of sharing the main breaker branch between several circuit 
breakers, such as the interlink DCCB and multiport DCCBs 
[16]-[18]. However, these DCCBs are dedicated to a 
connection point with multiple DC lines. And the main branch 
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topology can still be improved. 
In summary, the main branch of the hybrid DCCB topologies 
proposed in [9]-[13] contains large number of power electronic 
devices, which results in high cost. 
To solve the problems mentioned above, this paper proposes 
a capacitor commutated DC circuit breaker (CCCB). A 
commutated capacitor is adopted in the main branch to reduce 
the cost. The topology and operating principle of CCCB are 
analyzed. Several extended CCCB topologies are designed to 
meet different application scenarios. The parameters of the 
internal components of the CCCB are dimensioned. The power 
loss and cost are evaluated. Finally, the performance and 
effectiveness of the CCCB are verified by extensive 
simulations in PSCAD/EMTDC.  
II. TOPOLOGY OF THE CAPACITOR COMMUTATED DCCB 
A. Topology and Operating Principle of the CCCB 
Fig. 1 shows the basic topology of the CCCB. It includes an 
auxiliary branch composed of a load commutation switch (LCS) 
in series with an ultra-fast disconnector (UFD) S1, a main 
branch formed by a commutated capacitor C in series with a 
diode valve D, an arrester bank, a residual switch S2 and a 
discharging branch composed of residual switch S3 in series 
with resistor R. To provide sufficient commutation voltage at 
low power loss, the LCS is consisted of 3x3 matrix of IGBTs 
with parallel RCD snubbers. The snubber circuits are used to 
reduce the voltage spikes across the T1 during the switching 
period [11]. 
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Fig. 1 Basic topology of a unidirectional capacitor commutated DCCB (CCCB) 
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Fig. 2  CCCB operation principle. (a) Normal load current path. (b) Fault 
initiates operation. (c) LCS interrupts and commutates current to main branch. 
(d) Main branch interrupts and commutates current to the arrester. 
Fig. 2 shows the operation principle of CCCB. During 
normal operation, S2, UFD, T1 are closed and S3 is opened. The 
load current idc only flows through the auxiliary branch. The 
green line in Fig. 2(a) shows the load current path during this 
phase. When DC faults occur, idc increases and flows through 
the auxiliary branch, as shown in Fig. 2(b). Upon receiving a 
trip order, the LCS is firstly turned off. Then idc is sequentially 
commutating from the auxiliary branch to the main branch. 
When idc is successfully commutated into the main branch, the 
imec in auxiliary branch decreases to zero. Meanwhile, the order 
to open UFD (S1) is sent. Therefore, the UFD can be tripped at 
zero current after the delay of commutation time ∆tAB-MB (the 
time idc commutates from the auxiliary branch (AB) to the main 
branch (MB)). At this time, the idc will charge the commutated 
capacitor located in the main branch. Fig. 2(c) illustrates the 
commutated current path in the main branch. When the 
commutated capacitor is charged to exceed the threshold 
voltage of arrester banks, idc will transfer to the absorbing 
branch. Finally, the fault energy stored in the DC system will be 
dissipated by the arrester banks, as shown in Fig. 2(d). 
A duration time of ΔT (typically 2ms[11]) is required for the 
contacts of UFD to reach sufficient dielectric distance. During 
ΔT, idc charges C. The capacitor voltage Vc is undertaken by 
UFD and T1 together. After the successful opening of the UFD, 
Vc is withstood by UFD. Once Vc is higher than Vdc, the dc 
current starts to decrease.  
When Vc increases to the protective level of the arrester, the 
dc current in the main branch imain is totally commutated to the 
absorbing branch. Because the capacitor C cannot discharge 
through diode D, the peak value of Vc is maintained at the 
protective level of the arrester. When idc is less than the chopper 
threshold of S2, S2 will be opened to interrupt the residual 
current flowing through the arrester. 
To enable the fast reclosing of a CCCB in case of transient dc 
fault, S2 may not need to be opened after isolating the dc fault. 
After detecting that Vline is higher than a certain threshold for a 
minimum duration, the dc fault is deemed isolated, and S3 will 
be closed to discharge the dc capacitor. Once the current 
through S3 is lower than the chopping margin of S3, S3 will be 
opened. Then, the order to reclose the CCCB will be sent.  
B. Dynamics during Opening of the CCCB 
In normal operation, the dc current idc only flows through the 
auxiliary branch. The voltage across the commutated capacitor, 
Vc0, equals to the voltage drop across T1, which is expressed as 
 0 0_ 1 1c CE T T dcV V R i= +
 
 (1) 
where VCE0_T1 and RT1 are the equivalent threshold voltage and 
equivalent on-state resistance of T1, respectively. Typically, Vc0 
is on the order of several tens of volts since VCE0_T1 and RT1 are 
considerably small.  
Once receiving the trip order, T1 is turned off. The fault 
current will charge the snubber circuits. Once the snubber 
capacitor voltage reaches its peak value, imec will commutate to 
the main branch. During the short commutation period ∆tAB-MB, 
as the current rise rate is limited by the current limiting 
inductance, the idc is assumed to be constant. Therefore, we 
have  
main mec dctripi i I+ =         (2) 
0main mec dc
di di di
dt dt dt
+ = =         (3) 
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where Idctrip is the dc current at the moment when the trip order 
of CCCB is sent. 
When the commutation process from auxiliary branch to 
main branch is completed, the commutated capacitor C will be 
charged. Simultaneously, the UFD starts to open its contact 
because the imec has decreased to zero. Neglecting the fault 
resistance Rflt and the resistance and inductance (Rline, Lline) of 
transmission line, the equations during the charging of C is 
 
0
, 0
1 1
dc main
dc dc sMB c dc
c c main dc
di di
V L L V i
dt dt
V V i dt i dt
C C

= + + 

 = + 
  
 
 (4) 
where Ldc is the current limiting reactor. LsMB is the stray 
inductance of the main branch. The Vc0 is relatively small and 
can therefore be ignored. Assuming that the CCCB receives a 
trip order at t=0, from (4), the analytical expressions of idc and 
Vc during the internal current commutation time [8] (the time 
interval between the reception of the trip order and the instant 
when the fault current starts to decrease) are as follows: 
 ( )0 0cos( ) sindc dctrip dcn ci I t V t Z = +
 
 (5) 
  0 0sin( ) 1 cos( )c c dctrip dcnV Z I t V t = + −
 
 (6) 
where 
0( ) / , 1/ ( )c dc sMB dc sMBZ L L C L L C= + = + . 
C. Impact of the Commutation Capacitance on the Peak Fault 
Current 
Assume the dc voltage at the dc bus is maintained at rated 
value. The dc fault current idc reaches its peak value when Vc 
equals to Vdcn. The instant Tpeak when Vc = Vdcn is obtained from 
solving the equation (6). The peak of idc is calculated from 
( )0 0cos( ) sindcpeak dctrip peak dcn peak cI I T V T Z = +  (7) 
Fig. 3 shows the peak fault current Idcpeak versus different 
commutation capacitances. Parameters for the tested CCCB are 
listed in Table 4, except that C is varied from 40μF to 100μF. 
The larger the commutation capacitance C, the higher the peak 
fault current Idcpeak. The peak fault current is approximately to 
8kA if the commutated capacitance is designed as 60μF. 
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Fig. 3 Peak fault current versus different commutated capacitances 
D. Impact of Snubbers on Commutation Time between the 
Auxiliary Branch and the Main Branch 
Fig. 4 shows the equivalent circuit of CCCB at the moment 
when the T1 has been turned off.  
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Fig. 4 CCCB equivalent circuit for commutation time of ∆tAB-MB. (after T1 is 
turned off) 
The equivalent circuit demonstrated in Fig. 4 is only valid 
from the moment when the T1 is turned off to the moment when 
the imec decreases to zero. The equivalent RCD snubbers for 
LCS are simplified as Csn after T1 is turned off. LsAB is the stray 
inductance of the auxiliary branch. LsMB is the stray inductance 
of the main branch. The imec, after T1 is turned off, can be 
calculated using the following equation: 
( )
1
cos( ) sindcmec dctrip mec mec
mec
di
i I t t
dt
 

= +  (8) 
where 1/mec sAB snequL C = . The equivalent snubber capacitance 
Csnequ of LCS is calculated as 
snequ sn snC C N=         (9) 
where the Nsn is the number of snubbers connected in series. 
The snubber capacitance used for each IGBT is defined as Csn. 
The RCD snubber used for each IGBT in the LCS is set to 
8Ω/5μF[23][24]. The idc is successfully commutated to main 
branch when imec decreases to zero. The commutation time of 
∆tAB-MB is obtained by solving the following equation. 
-
0.5 1
arctan( )dcAB MB
mec mec dctrip
di
t
dt I

 
 
 = − 
  
  (10) 
From equation (10), it can be seen that the snubber capacitor 
Csn and stray inductance LsAB determine the commutation time 
of ∆tAB-MB. Depending on the different DCCB concepts, the 
typical value of ∆tAB-MB varies from 16μs [22] to 250μs [11]. As 
the capacitance of C in main branch is much larger than the 
equivalent snubber capacitance Csnequ, a fast commutation can 
be achieved by optimized design of the snubbers of LCS. The 
snubbers have to be dimensioned with respect to the 
prospective fault current for a reliable and fast current 
commutation.  
Fig. 5 shows the commutation time of ∆tAB-MB versus the 
equivalent snubber capacitance Csnequ. Parameters for the tested 
CCCB are listed in Table 4, except that Csnequ is varied from 
0μF to 0.6μF. Increasing the snubber capacitance Csnequ results 
in the increased commutation time of ∆tAB-MB. The commutation 
time ∆tAB-MB is approximate to 6μs if the Csnequ is designed as 
0.28μF.  
Fig. 6 shows the commutation time of ∆tAB-MB versus the 
stray inductance of the auxiliary branch (LsAB). Increasing the 
stray inductance LsAB results in the increased commutation time 
of ∆tAB-MB.  
Fig. 7 shows the voltage across the LCS during the 
commutation time of ∆tAB-MB versus equivalent snubber 
capacitance Csnequ of LCS. Increasing the equivalent snubber 
capacitance Csnequ results in decreased voltage across the LCS.  
From Fig. 5 and Fig. 7, it is concluded that there is a trade-off 
between the voltage rating requirement of LCS during the 
commutation period and the commutation time of ∆tAB-MB for 
the dimension of the snubbers. 
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Fig. 5 Commutation time ∆tAB-MB versus equivalent snubber capacitance Csnequ. 
 
Fig. 6 Commutation time ∆tAB-MB versus stray inductance of LsAB.  
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Fig. 7 The voltage across the LCS during the commutation time ∆tAB-MB versus 
equivalent snubber capacitance Csnequ.  
E. Impact of Stray Inductance on Voltage across LCS 
The stray inductances in the different branches have to be 
taken into account because they may cause commutation failure. 
The overvoltage induced by the stray inductances will also 
increase the voltage stress across the LCS(T1) during the 
commutation period. According to references [25], the stray 
inductance is within the range of (30μH, 100μH).  
VLCS1 is the voltage across the LCS during the time of ∆tAB-MB. 
Due to the large capacitance and high LCS voltage (>10kV), 
the Vc is assumed to be zero during the short commutation 
period. Therefore, VLCS1 can be obtained  
-
1
0
1 AB MBtmain mec
LCS sMB sAB mec
sn
di di
V L L i dt
dt dt C

= − =   (11) 
Equation (11) shows that if the stray inductance (LsAB or LsMB) 
or the rise rate of current (dimain/dt or |dimec/dt|) are increased, 
the voltage across the LCS (VLCS1) will increase. 
Fig. 8 shows the voltage VLCS1 versus the stray inductance 
LsMB during the time of ∆tAB-MB. In Fig. 8(a), LSAB is set as 30μH 
while LSMB is varied from 30μH to 100μH. In Fig. 8(b), LSAB is 
set as 50μH while LSMB is varied from 50μH to 100μH. The 
other parameters of the tested CCCB are listed in Table 4. As 
indicated in Fig. 8, it can be seen that the larger the LsMB, the 
higher the VLCS1. 
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(b) LsAB =50μH 
Fig. 8 The voltage across the LCS during the commutation time of ∆tAB-MB 
versus stray inductance of LsMB. (Csn=5μF)  
When the dc current imec decreases to zero, the order to open 
UFD is sent. As a conservative design, the UFD is modeled as 
an ideal switch with an operation time of ΔT [12]. Assuming 
that the Vc is totally undertaken by LCS during the time of ΔT. 
The VLCS2 is defined as the voltage across the LCS during the 
opening of UFD. Substituting ΔT into (6), the VLCS2 is 
calculated as 
 2 0 0sin( ) 1 cos( )LCS c dctrip dcnV Z I T V T =  + −    (12) 
Fig. 9 shows the voltage VLsMB across the stray inductance 
versus the LsMB during the opening of UFD. Parameters for the 
tested CCCB are listed in Table 4, except that LsMB is varied 
from 0μH to 300μH. As indicated in Fig. 9, the larger the LsMB, 
the higher the VLsMB. The VLsMB is around 0.52kV during the 
opening of UFD when the LsMB is as high as 300μH. However, 
the LsMB of 300μH is considerably large, even though the 
voltage rating of capacitor is up to 480kV. The typical value of 
equivalent series inductance for a single capacitor with voltage 
rating of 2.8kV and capacitance rating of 9mF is in order of 
10nH [26].  
Fig. 10 shows that the LsMB have a negligible influence on the 
voltage VLCS2 across the LCS during the opening of UFD.  
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Fig. 9 The voltage across the stray inductance during the opening of UFD 
versus stray inductance of LsMB. 
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Fig. 10 The voltage across the LCS during the opening of UFD versus stray 
inductance of LsMB. 
 
To be concluded, the stray inductance per branch has a 
considerable influence on the voltage across LCS during the 
commutation process between the auxiliary branch and the 
main branch. However, they have a negligible impact on the 
voltage across LCS during the opening of UFD. 
III. GENERAL SIZING METHOD OF THE CCCB 
A. Dimensioning of the Capacitance 
During the opening of UFD, the voltage Vc will be 
undertaken by UFD and LCS together. An arc may be induced 
in UFD if Vc increases too fast. Once the arc is induced, Vc is 
applied at LCS, which results in a significant voltage rating 
requirement of LCS. As a conservative design, LCS is 
dimensioned to undertake all Vc during the opening of UFD.  
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Fig. 11 shows the capacitance versus the internal current 
commutation time of the CCCB. Parameters for the tested 
CCCB are listed in Table 4, except that C is varied from 40μF 
to 100μF. Since less damping and a faster rate of rise of the dc 
fault currents, fast detection and clearance within a few 
milliseconds of dc fault current are required. In a HVDC grid, 
the DCCBs must begin to open and break the fault current in 
approximately 5ms [27]. Studies show that travelling wave 
protection can detect a dc fault within 2ms [28]. Therefore, the 
time for interrupting the fault, namely the internal current 
commutation time, is of 3ms. To achieve an internal current 
commutation time of 3ms, the commutation capacitance should 
be designed as 52μF for the CCCB with a dc voltage rating of 
320kV. It should be pointed out that the internal current 
commutation time is not limited severely to 3ms. The shorter 
the fault detection time, the longer the acceptable internal 
current commutation time so long as the dc fault current can be 
interrupted within approximately 5ms. Consequently, the 
commutation capacitance of 60μF is also acceptable because of 
the relatively short internal current commutation time of 
approximately 3.21ms.  
(3.21, 60)
(3, 52)
 
Fig. 11 Internal current commutation time versus commutated capacitance  
B. Dimensioning of the Rating of LCS 
The current rating of the LCS is equal to the dc load current 
in normal operation. Depending on the protection scheme, a 
certain time (relay time, typically on the order of tens of 
microseconds to a few milliseconds [8]) is required for the 
system-level relay to detect the fault, select the faulted line and 
send a trip order to the respective circuit breakers. LCS is 
exposed to the dc fault current during the relay time. Fig. 12 
shows the relationship of VLCS versus C. Parameters for the 
tested CCCB are listed in Table 4. A lower capacitance of C 
indicates a higher voltage rating of LCS, which leads to higher 
on-state power loss and cost. For the CCCB with a voltage 
rating of 320kV, the voltage rating of T1 is 150kV if a capacitor 
of 60μF is selected.  
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Fig. 12 Peak voltage of the LCS versus capacitance during the opening of UFD 
Fig. 11 and Fig. 12 show that a higher C results in longer 
time to interrupt the dc fault current but a lower voltage rating 
of LCS and a lower C results in short time to interrupt the dc 
fault current but a higher voltage rating of LCS. There is a 
trade-off between the voltage rating of LCS and the interruption 
time for the dimension of the commutated capacitor.  
C. Dimensioning of the Voltage Rating of the Diodes 
To suppress the LC resonance caused by the C and the 
distributed parameters along the transmission lines during the 
fault clearance, a diode valve D is arranged in the main branch, 
as shown in Fig. 1. 
After isolating the dc fault, Vc is maintained at the peak 
transient interruption voltage (TIV)[8]. The voltage across the 
diode valve is 
 
pro dcn( 1)DV K V= −
 
 (13) 
where KproVdcn is the protective level of the arresters. It is 
typically designed as 1.5 times the rated dc bus voltage. 
Voltage balance among the diodes is achieved by the sharing 
capacitors connected in parallel. A feasible candidate for the 
sharing capacitor is selected as 100pF [29]. As these sharing 
capacitors are significantly smaller than C, they are not 
considered in the design of CCCB. 
For the bidirectional CCCB shown in Fig. 19, the voltage 
stress across the diode valve equals Vc. 
D. Dimensioning of the Current Limiting Reactor 
A larger Ldc is able to limit the fault current to smaller value 
and therefore reduce the charging effect of C. Fig. 13 shows the 
voltage stress across LCS versus different Ldc with C=60μF for 
a 320kV CCCB. The size of Ldc significantly impacts the 
required energy dissipation capability of the CCCB. The 
assessment of the energy dissipation capability is correlated 
with the peak fault current and system parameters, such as the 
Ldc and the maximum allowable fault neutralization time. 
Therefore, the value of the Ldc should be optimized by 
considering both the HVDC breaker requirements and the 
energy dissipation capability of the arresters. 
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Fig. 13 Voltage stress across LCS versus Ldc 
The total energy contributed by the Ldc, the transmission line 
inductances Lline and the voltage source in the HVDC system 
during the fault suppression period must be dissipated by the 
arrester banks in the DCCB[30]-[31]. Neglecting the fault 
resistance Rflt, by using the energy balance equation during 
dissipation period, the total energy dissipated by the arresters is 
calculated as 
2 2
max max
0
( ) 2 ( ) ( ) ( ) 2
ct
arr dc src dc lineE I L v t i t dt I L=  +  +   (14) 
where Imax is the maximum current through CCCB. tc represents 
the fault current suppression time (time interval between the 
peak fault current and the instant when the current has been 
lowered to leakage current [8]) and vsrc is the voltage of the 
source in the HVDC system. The second term on the right side 
of (14) represents the energy supplied by the source. The 
magnitude of the source voltage during the interruption process 
significantly affects the amount of energy dissipation. The third 
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term on the right side of (14) represents the energy stored in the 
dc line inductances.  
Assume that the DCCB is approximated as a constant 
voltage source with a voltage of Varr (protective level of arrester) 
during the energy absorption. With this assumption, the di/dt is 
obtained as 
 ( ) ( )dc dc arr dc linedi dt V V L L= − +
 
 (15) 
The dc fault current during energy absorption can be expressed 
as  
 
max
( )
( )
dc arr
dc
dc line
V V
i t I
L L
−
= +
+
 
 (16) 
The fault current suppression time (tc) can be determined by 
setting idc= 0 
 max
( )
( )
dc line
c
arr dc
I L L
t
V V
+
=
−
 
 (17) 
Substituting (17) into (14), Earr is obtained  
 
2
max ( )
2( )
dc line arr
arr
arr dc
I L L V
E
V V
 + 
=
−
 
 (18) 
Fig. 14 shows the energy dissipated by the arrestor versus Ldc 
and Imax. Increasing the maximum current Imax or the inductance 
(Ldc+Lline) results in increased energy dissipation. To be noted, 
the varistor voltage Varr has a minimum value to guarantee the 
interruption of fault current. 
 
Fig. 14 Total energy dissipated by the arrestor versus (Ldc + Lline) and Imax 
IV. RE-CLOSURE OF THE CCCB 
A. Reclosing to Un-Loaded Transmission Lines 
Assuming that UFD, S2, T1, and S3 are initially in open state 
and the dc transmission lines are initially in un-loaded 
condition, S2 will firstly be closed once receiving the closing 
order. Then, UFD and T1 will be closed successively. Since the 
transmission lines are un-loaded, there might be inrush current 
charging the distributed capacitance along the transmission 
lines. Because of the large current-limiting reactor Ldc, this 
inrush current will not cause overcurrent to T1. 
To ensure that the CCCB will not be closed to a permanent 
dc fault, UFD will be closed only when the dc fault is cleared. 
Fig. 15 shows the equivalent circuit when S2 is closed and UFD 
is still opened. In steady state, the C is charged up to 
 chg line
C dcn
line
C
V V
C C
=
+
  (19) 
where chgcV  is the voltage across commutation capacitor. The 
typical transmission line capacitance is (1.39-1.23)μF/100km 
for overhead lines (OHLs) with a voltage rating of 
±(200-400)kV[32]. Taking an average of 1.31μF/100km as an 
example, chgcV will reach as high as 0.1Vdcn when the length of 
the OHL is greater than 500km. The shorter the transmission 
line, the lower the V
 chg 
C . Therefore, the criterion to make sure 
that the fault has been cleared is that Vline is higher than a certain 
threshold value (0.7Vdcn for example). 
Rline Lline
Cline
MMC
Vdcn Vline
Ldc
C
chg
CV
 
Fig. 15 Equivalent circuit when S2 is closed and UFD is in open state 
B. Reclosing to Pre-Charged Transmission Lines 
Upon detecting that Vline of a CCCB is near the rated dc 
voltage, S2 will firstly be closed. The C will be charged to (Vdc- 
Vline) if Vdc is higher than Vline.  
Once the contacts of S2 have been firmly connected, UFD 
will be closed. T1 still remain in the open state. Since the 
off-state resistance of T1 is high, even if (Vdc-Vline)>0, the arc 
will not be induced in UFD. After closing UFD, T1 is turned on, 
and dc current flows through T1. 
After closing S2, C will be charged if Vdc is higher than Vline. 
During the ΔT of closing UFD, the maximum voltage across C 
is calculated according to (6), which is 
  0( ) 1 cos( ) , ( ) 0c dc line dc lineV V V T V V = − −  − 
 
 (20) 
ΔVc is approximately 3.0kV if (Vdc-Vgrid) is 10kV. Equation 
(20) can be used as another equation to dimension the voltage 
rating of valve T1. 
C. CCCB with Fast-Closing Capability 
To enable fast re-closing of the CCCB without waiting for 
discharge of the dc capacitor, a CCCB with dual capacitors is 
proposed as shown in Fig. 16. Fig. 16 is similar to Fig. 1 except 
that the main branch implements two capacitors Ca and Cb. 
Each capacitor is connected in series with the mechanical 
switches S4a and S4b, respectively. 
S2
S1
R
D
T1
Arr
Cb
S4b
S4a Ca
S3b
RS3a
 
Fig. 16 Unidirectional CCCB with fast-closing capability 
In normal operation, S4a is closed, and S4b is opened. On the 
first trial of opening of the CCCB, T1 and UFD will be opened, 
and Ca will be charged up to KproVdcn during isolation of the dc 
fault. After the dc current drops to zero, S4a will be opened to 
isolate Ca. To reclose the CCCB, S4b will firstly be closed, and 
then S1 and T1 will be closed.  
V. EXTENDED TOPOLOGY OF CCCB 
To further reduce the semiconductor cost and on-state power 
loss of the auxiliary branch in the CCCB, several extended 
topologies are proposed as shown in Fig. 17 and Fig. 19. 
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Fig. 17 is similar to Fig. 1, except that a thyristor valve T2 is 
connected in series with T1. Compared with Fig. 1, the LCS is 
composed of IGBT valve T1 and thyristor valve T2. The 
advantages of the arrangement of T1 in series with T2 are as 
follows: 1) the cost of the power electronic devices in the LCS 
is reduced; and 2) the on-state power loss of the auxiliary 
branch in the CCCB is reduced. When the LCS receives the 
opening order, T1 will firstly be turned off because of its fast 
turn-off speed. Subsequently, the current flowing through the 
auxiliary branch drops to zero after a commutation time, which 
ensures that T2 can be turned off. For a thyristor, the typical 
turn-off time is in the range of 40s-800s [33][34]. As a result, 
the capacitor voltage is fully applied to T1 during the turning off 
of T2. After turning off T2, the capacitor voltage is undertaken 
by both T1 and T2. 
C DR
S2 idc S1 T1
S3
T2
LCS
 
Fig. 17 Alternative unidirectional CCCB 
Fig. 18 shows the voltage stress of T1 (VT1_IGBT) during 
turning off of T2. A longer turn-off time (Toff) of T2 or a smaller 
capacitance of C indicates a higher VT1_IGBT. Since the VT1_IGBT 
is relatively small during turn off of T2, a small quantity of 
IGBT can be adopted at T1. The voltage rating of T2 can be 
dimensioned according to (6). 
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Fig. 18 Peak voltage stress of T1 during turn off of T2 
Series connection of T1 and T2 significantly reduces the cost 
of the LCS since the thyristors usually have a higher voltage 
rating and lower cost than IGBTs. Additionally, the on-state 
power loss of the LCS can be decreased. 
Fig. 19 shows the topology of bi-directional CCCB. 
Single-phase uncontrolled rectifier bridges are implemented at 
the main branch and auxiliary branch. They are connected in 
parallel with the commutation capacitors and LCS, respectively. 
The diode bridge configuration allows CCCB to interrupt the 
bidirectional dc fault current without doubling the cost of the 
power electronics devices. 
vmain
S2 idc
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imain
T1 T2
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iarr
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Fig. 19 Bidirectional topology of the CCCB 
VI. POWER LOSS AND COST ASSESSMENT OF THE CCCB 
The bidirectional CCCB shown in Fig. 19 is used to evaluate 
the power loss and cost in this section. The main parameters of 
the CCCB are disclosed in Table 4. 
A. Power Loss Assessment of CCCB 
Fig. 8 and Fig. 18 shows that the peak voltage across T1 is 
approximately 36kV during the dc fault clearance phase when 
C is selected as 60F. To reduce the conduction power loss and 
improve the reliability, a matrix of 3x3 IGBT positions [9] is 
chosen for the T1. Reference [11] depicts the withstand voltage 
of one matrix is as high as 9kV. 4 matrices are sufficient for T1 
to achieve the requirements of the voltage rating of 
approximately 36kV. The IGBT chosen for T1 is the 
5SNA2000K450300, which is rated at 4.5kV/2kA. The 
conduction loss of a matrix is equal to 22.6kW[11].  
Fig. 12 shows that the peak voltage across the LCS is on the 
order of 150kV during the opening of UFD if C is selected as 
60F. T1 and T2 will share this peak voltage of 150kV. Since the 
thyristors typically have a lower on-state voltage drop and cost 
than the IGBTs, the number of IGBTs should be as few as 
possible to reduce the cost and on-state power loss at the normal 
operation. Therefore, as a conservative design, the peak voltage 
stress across the T2 is dimensioned to be 114kV. The voltage 
distribution between T1 and T2 can be achieved by the rational 
design of the RCD snubber and voltage-sharing circuits 
connected in parallel with T1 and T2. To achieve the 
requirement of the voltage rating of 114KV, considering a 
certain voltage safety margin, 26 matrices of 3x3 SCR positions 
with a maximum withstand voltage level of 4.5kV per matrix 
are sufficient for T2. The thyristor (SCR) chosen for T2 is 
5STF23H2040 rated at 2kV/2.322kA because of its optimized 
turn-off time of 60F, the favorable forward characteristics 
(VTSCR=1.516V, rTSCR = 0.111mΩ).  
The SCR matrix requirement specifications, including the 
safety margins of 33%, are provided in Table 1. The conduction 
loss of SCR of T2 is calculated as 
2 _ 3 (V 3)T SCR matrix dc TSCR TSCR dcP N i r i=    +     (21) 
where NSCR_matrix is the number of matrices connected in 
series. According to (21), the component loss of T2 is 
approximately 110.2kW.  
Table 1 Requirement specifications for the SCR matrices for T2 
Requirements Value 
Nominal current /kA 2.0 
Maximum continuous current/kA 2.6 
Maximum current level during commutation/ kA 8 
Maximum transient voltage stress during commutation/ kV 114 
the number of matrix connected in series/ Nmatrix_T2 26 
 
Table 2 Requirement specifications for the diode valve 
Requirements Value 
Nominal current/kA 2 
Maximum continuous current/kA 2.6 
Maximum current level during commutation/kA 8 
Maximum transient voltage stress during commutation/ms 150 
Number of matrixes connected in series for one diode valve/Nmatrix_dio 15 
A single-phase uncontrolled rectifier is arranged in parallel 
with the LCS as shown in Fig. 19. The diode chosen for the 
diodes valves is 5SDD20F5000, which is rated at 5kV/1.978kA. 
To accomplish the requirement of a voltage of 150kV, 15 
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matrices of 3x3 diode positions connected in series are placed 
in one diode valve. The total conduction loss of the 
single-phase uncontrolled rectifier is expressed as 
_ (6V 2 )REC D matrix dc Tdio Tdio dcP N i r i=   +      (22) 
where ND_maxtri is the number of matrices and VTdio and rTdio are 
the threshold voltage and forward slope resistance of a single 
diode, respectively. According to (22), the power loss of the 
diode valve is 91.5kW. 
In conclusion, the percent total power loss for the CCCB can 
be expressed as 
2 1 0.047%
320 2
REC T TP P P
kV kA

+ +
= =

      (23) 
B. Cost Comparison of Different Hybrid DCCBs 
Three types of DCCBs, the hybrid DCCB proposed by 
ABB[9], the hybrid DCCB implementing the H-bridge 
topology described in [13], and the bidirectional CCCB shown 
in Fig. 19, are used for a rough cost comparison. It is assumed 
that all the three DCCBs use the same fast dis-connector and 
surge arrester and the cost of fast dis-connector and surge 
arrester are not considered in the comparison. The price of 
IGBTs, capacitors and thyristors are assumed as follows: 
i. The price of a single IGBT, 5SNA2000K450300, is KIGBT. 
ii. The price of a single thyristor, 5STF23H2040, is 
KSCR=0.1KIGBT. 
iii. The price of a single diode, 5SDD20F5000, is KDIO= 
0.26KIGBT. 
iv. The price of a single capacitor for hybrid DCCB 
implementing the H-bridge topology, 3kV/7F is 
approximately KCAP1= 0.3KIGBT. 
v. The price of a single capacitor for CCCB, 2.8kV/12mF is 
approximately KCAP2= 0.7KIGBT. 
The voltage safety factor of power electronics devices is 
selected as 33%. The rated voltage and rated current of the three 
types of DCCBs are 320kV and 2.7kA, respectively. 
The semiconductor cost of the LCS and main branch of the 
hybrid DCCB proposed by ABB[9] is 
696ABB IGBTK K=           (24) 
The semiconductor cost of the LCS and main branch for the 
hybrid DCCB implementing the H-bridge topology[13] is  
_ 690 172 742HBridge CB IGBT CAP IGBTK K K K= + =    (25) 
The semiconductor cost of the LCS and the cost of capacitors 
of the main branch of the CCCB is 
236 104 1020 200
        452
CCCB IGBT SCR DIO CAP
IGBT
K K K K K
K
= + + +
=
  (26) 
 
Table 3 summarizes the comparison of the three types of 
DCCBs. Although CCCB has higher operational power loss, 
it’s cost is lower than the other two DCCBs. Power loss of 
CCCB is also significantly lower than the solid state DCCB, 
which has a typical power loss ratio of 0.2%[1]. 
Since a large capacitor is used in the main branch, the 
volume of CCCB will be larger than that of hybrid DCCB 
proposed by ABB [9], but smaller than that of hybrid DCCB 
proposed by ALSTOM[10].  
 
Table 3 Comparison of the three types of DCCBs 
 
Hybrid 
DCCB 
(ABB) 
Hybrid 
DCCB 
(SGRI) 
CCCB 
Rated voltage 320kV 320kV 320kV 
Rated current 2.7kA 2.7kA 2.7kA 
Interruption capability 16kA 15kA 16kA 
Internal current commutation time 2.4ms 3ms 3.21ms 
Power loss (%) < 0.01% < 0.01% 0.039% 
Investment cost of the LCS and main 
branch (transfer branch) 
100% 107% 64.9% 
VII. SIMULATION VERIFICATIONS 
A. Simulations with CCCB interfaced to stiff DC battery 
To verify the performance of the CCCB, the test system 
shown in Fig. 20 is firstly simulated. In Fig. 20, the CCCB is 
connected to a stiff 320kV battery. The nominal dc current is 
1.6kA. The switch Sflt is closed to initiate the fault. Such stiff 
DC batter imposes most stringent requirements on DCCB 
[8][30].  
Table 4 lists parameters of the tested CCCB. The topology 
shown in Fig. 1 is simulated. The switch Sflt is closed at 0.1s to 
simulate a permanent low-resistance fault. Once the dc current 
exceeds 2kA, trip order of the CCCB is sent. The T1 in LCS 
consists of 18 matrices of 3x3 IGBT positions with parallel 
RCD snubbers and a static voltage-sharing circuit. The RCD 
snubber used for each IGBT was set to 8Ω/5μF[23][24], that is, 
the equivalent snubber capacitance of Csnequ of LCS is designed 
as 0.277μF. And the resistance of the static voltage-sharing 
circuit for each IGBT is 450kΩ. The stray inductances per 
branch were assumed to be 50μH. The simulation results are 
shown in Fig. 21.  
Table 4 Parameters of the tested CCCB 
Parameters Value 
Rate dc voltage Vdcn/kV 320 
Rated dc current Idcn/kA 1.6 
Limiting inductance Ldc/mH 100 
Capacitance C/F 60 
Operating time of the UFD S1 Tmec/ms 2 
Switch off time of the residual disconnector S2 Tres/ms 40 
Rated voltage of the diode valve VDn/kV 480 
Rated voltage of the IGBT valve VIGBTn/kV 150 
Rated voltage of the capacitor VCn/kV 480 
Rated voltage of the arrester Varr/kV  243 
Maximum breaking current of UFD without arc Imec/kA 0.01[12] 
RCD Snubber Capacitance for IGBT Csn/F 5 
RCD Snubber resistance for IGBT Rsn/Ω 8 
Static voltage-sharing resistance for IGBT Rs/kΩ 450 
The stray inductance of the auxiliary branch LsAB/H 50 
The stray inductance of the main branch LsMB/H 50 
The stray inductance of the absorb branch LsB/H 50 
0.1
320kV Vdc2
Sflt
CCCB
200
SW
Vline
Ldc
Vdc
 
Fig. 20 Tested single-terminal system 
 
Fig. 21 (a) shows the currents idc, imec, imain and iarr. Upon 
receiving the trip order, imec decreases to zero after a 
commutation time of ∆tAB-MB. Then, idc transfers to the main 
branch to charge C. The current in the main branch imain 
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increases rapidly. In the meantime, the voltage Vc across the 
commutated capacitor increases with a slow slope, as shown in 
Fig. 21 (b). Once Vc reaches the protective level (typically 
1.5Vdcn) of the arrester banks, the arresters conduct to absorb 
the residual energy. The dc current idc starts to decrease when 
the Vc reaches to Vdc. When idc is less than the residual current of 
the dis-connector S2 (typically 0.001kA), S2 will open and 
provide a reliable insulation gap between the stiff 320kV 
battery and CCCB to protect the arrester banks from thermal 
overload caused by the leakage current. From Fig. 21 (a), it can 
be seen that the peak value of idc is approximately 8kA, which is 
in line with the calculated value shown in Fig. 3.  
Fig. 21 (b) shows the voltage in the CCCB during the fault 
clearance. The peak value of 480kV of Vc is equal to the 
protective level of the arrester banks. And Vc is maintained at 
480kV until the discharging branch is closed. The VLCS is 
approximately 37kV during the commutation between the 
auxiliary branch and the main branch because of the stray 
inductance and the high |dimec/dt|. The VLCS is approximately 
150kV during the opening of UFD, which is in line with the 
calculated value shown in Fig. 13.  
Fig. 21 (c) shows the current of CCCB during the 
commutation time of ∆tAB-MB. The idc is almost constant during 
the short commutation period, indicating the assumption in 
section II.B is valid. The ∆tAB-MB is approximately 8μs when the 
RCD snubber used for each IGBT was set to 8Ω/5μF. As shown 
in Fig. 6, the ∆tAB-MB is approximately 6μs when the RCD 
snubber was set to 5μF. However, this minor difference is 
acceptable.  
Fig. 21 (d) shows the voltage of capacitor in the main branch 
during the commutation between the auxiliary branch and the 
main branch. The Vc is approximate to zero during the 
commutation time of ∆tAB-MB, indicating the assumption in 
section II.E is valid.  
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(a) Current in the CCCB during the fault clearance 
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(b) Voltage of CCCB during the fault clearance 
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(c) Current of CCCB during the time of ∆tAB-MB. 
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(d) The voltage of capacitor in the main branch during the time of ∆tAB-MB. 
Fig. 21 Simulation of the breaking capacity of the CCCB 
To further test the calculation in section II, the value of the 
commutated capacitance is varied from 40μF to 100μF. Fig. 22 
shows the peak fault currents versus different capacitances 
under simulation and analytical calculation. From Fig. 21, it 
can be seen that the simulation results match the calculation 
results well. 
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Fig. 22 Comparisons of peak fault currents between the simulation results and 
the calculation results 
B. Application of the CCCB in a MTDC 
The bidirectional CCCB shown in Fig. 19 is further tested in 
a four-terminal HVDC grid, as shown in Fig. 23. The dc voltage 
rating of the MMC is set as ±320kV. Each of the MMC 
employs half-bridge sub-modules. The 100-km overhead lines 
are modeled with frequency-dependent phase model provided 
by PSCAD/EMTDC. 
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Fig. 23 Tested 4-terminal MTDC with the CCCB 
 
MMC1 operates as an inverter in dc voltage control mode. 
MMC4 operates as a rectifier in ac voltage control mode. The 
3-level cascaded controller proposed in [35] is applied to 
MMC2 and MMC3. The 3-level cascaded controller enables 
both MMC2 and MMC3 to contribute to the control of the local 
dc voltage in the dc grid in case the local active power 
controller fails. The current-limiting reactor installed at each 
CCCB is 100mH [9]. 
1) Traveling Wave dc fault Detection 
As shown in Fig. 24, a fault detection method based on rate 
of change of voltage (ROCOV) as described in [31] is 
employed in this paper to discriminate an internal dc fault and 
external dc fault. The time constant of Td is 200μs, and the 
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threshold of |dVdc/dt| is 1000kV/ms. MMCs will be blocked if 
the arm current is higher than 2 times the rated value. 
1/(1+sTd)
Vdc
1/Td Kord
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Dvdc
T
in
outTd=200μs
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Fig. 24 Fault-detection logic of the CCCB 
2)  Verification of the Breaking Capability of the CCCB 
To verify the breaking capability of the CCCB in a 
four-terminal HVDC grid as shown in Fig. 23, a pole-to-pole dc 
fault is applied at Flt1 at 3.5s. The fault location is 
approximately 50km away the dc terminal of MMC1. 
Fig. 25(a) shows the dc bus voltages of MMC1-MMC4. The 
dc voltages Vdc1 and Vdc4 rapidly decrease to 0.7pu when the 
fault voltage travelling wave propagates to the dc bus. The 
decrease of Vdc2 and Vdc3 is relatively small because the 
traveling wave is damped by the Ldc and the distributed 
parameters along the transmission lines. 
Fig. 25(b) shows the voltage differential dVdc of the positive 
pole to the ground voltage at the line side of the CCCBs. dVdc is 
close to zero in the steady state. The maximum values of 
|dVdc14P| (or |dVdc41P|) and |dVdc12P| (or |dVdc43P|) are 
2150kV/ms and 500kV/ms during 3.5-3.51s. Therefore, 
Line14P and Line14N will be tripped selectively. 
Fig. 25(c) shows the line currents of CB41P, CB41N, CB14P 
and CB14N during the operation of the CCCB. When a fault 
occurs, the dc current rapidly rises because of the low 
equivalent impedance in the dc grid. The maximum values of 
Idc14P and Idc41P are 5.2kA and 5.7kA, respectively. At 3.504s, 
Idc41P reaches the maximum value of 5.2kA.  
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(a) Pole-to-pole dc voltage at the dc terminal of each MMC 
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(b) Differential of the positive pole-to-ground voltage at the line side of the 
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(c) DC current in a faulty transmission line 
Fig. 25 DC grid response to a pole-to-pole dc fault 
3) Response to Reclosing the Transmission Lines  
To investigate the reclosing of the transmission lines, the dc 
fault is cleared at 4s. CB41P and CB41N are arranged to reclose 
at 4.5s. Since the voltage of the dc line capacitors is discharged 
to zero, CB41P and CB41N are regarded as having reclosed to 
un-loaded transmission lines. At 5s, CB14P and CB14N are 
arranged to reclose. Since the voltage of the dc line has been 
charged-up, CB14P and CB14N can be regarded as having 
reclosed to pre-charged transmission lines. 
The measuring positions of Vdc_41P and Vline_41P are also 
shown in Fig. 23. As CB41P and CB41N are reclosed to the 
un-loaded transmission line, the MMC4 will charge capacitor C 
and the distributed capacitor Cline of line14P and line14N.  
Fig. 26 (a) shows the dc voltage in CB41P. A damped 
oscillation of Vline_41P is observed during 4.52-5.0s, which 
results from the current-limiting reactor and the stray   
inductors and capacitors along the transmission lines. The 
overshoot of Vline_41P is up to 56% of the rated dc voltage. The 
overvoltage with a peak value of 500kV results in a challenge to 
the insulation coordination. To suppress the overvoltage in the 
reclosing procedure, an arrester with a rating voltage of 320kV 
is placed at the line side of each CCCB.  
Fig. 26 (b) shows the capacitor voltage in CB41P. Once 
CB41P and CB41N are closed to un-loaded lines, the voltage 
(VC_41P) across the commutated capacitor C will be charged 
up to 28kV at 4.526s. Furthermore, a surge current with a peak 
value of up to 0.9kA is observed in Idc_41P at 4.5205s. 
Fig. 26 (c) shows the dc current in CB41P. To recover the dc 
power flow in the pre-charged line14P and line 14N, CB14P 
and CB14N are reclosed at 5s. At 5.1s, Idc_41P starts to 
increase gradually. Eventually, the nominal rating of 1.6kA is 
achieved at 6.8s. When damped by the current-limiting reactor, 
it takes 1.7s to recover the steady-state value of the Idc_41P. 
Vdc_41P
Vline_41P
 
(a) DC voltages in CB41P 
Vc_41P
 
(b) Capacitor voltage in CB41P 
Idc_41P
 
(c) DC current in CB41P 
Fig. 26 Reclosing to transmission lines  
4) Reclose to Transmission Lines with a Low-Resistance Fault 
To investigate the response of reclosing to transmission lines 
with a low-resistance fault, CB41P and CB41N are reclosed at 
4.5s. The fault resistor Rflt is 0.1Ω. As the dc fault remains, 
CB14P and CB14N will receive a signal from the protection 
system to prohibit reclosing. Upon receiving the reclosing 
signal, the residual dis-connectors S2 of CB41P and CB41N are 
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closed after waiting for 20ms to ensure that the contacts are 
firmly connected. The dc voltage (Vdc4) of MMC4 is applied to 
the distributed line capacitor Cline, commutated capacitor C and 
fault resistor Rflt because the dc fault remains.  
Fig. 27 (a) shows the dc voltages in CB41P. When S2 is 
closed, Cline and Ldc will undertake Vdc_41P together. The 
pole-to-ground voltage Vline_41P and the voltages across the Ldc 
(VLdc) reach 140kV and 250kV, respectively. Subsequently, 
Vline_41P and VLdc gradually decrease to zero. 
Fig. 27 (b) shows the capacitor voltage (VC_41P) in CB41P. 
After 4.52s, VC_41P increases to an overvoltage of up to 460kV 
within 10ms. 
As shown in Fig. 27 (c), a transient inrush current with a peak 
value of 5.2kA is observed in Idc_41P at 4.525s, which results 
from the charging of capacitor C. Idc_41P increases to its 
maximum at the instant VC_41P equals Vdc_41P. Subsequently, 
Idc_41P decreases to zero, and VC_41P increases to its 
maximum value of 460kV. Once Idc_41P is near zero, S2 will 
open to protect the arresters from thermal overload. 
Vdc_41P
Vline_41P
VLdc_41P
 
(a) DC voltages in CB41P 
Vc_41P
 
(b) Capacitor voltage in CB41P 
Idc_41P
 
(c) DC current in CB41P 
Fig. 27 Reclosing to the transmission line with a low-resistance fault 
VIII. CONCLUSION 
This paper proposes a capacitor commutated dc circuit 
breaker (CCCB) to significantly reduce the investment cost of 
hybrid DCCBs and facilitate their popularization in engineering 
applications. Three extended topologies of CCCB are proposed. 
Taking the CCCB with a voltage rating of 320kV, rated current 
of 2kA and interruption capability of 16kA as an example, the 
analysis and calculation results show that the power loss of the 
bidirectional CCCB is 0.047%. The total of semiconductor cost 
and capacitor cost of CCCB is about 64.9% of ABB’s hybrid 
DCCB. Extensive simulations verified technical feasibility of 
the CCCB. Analysis indicate that the stray inductance on each 
branch has a considerable influence on the dimensioning of the 
CCCB and the interruption of fault current as well. There is a 
trade-off between a fast and reliable interruption and low 
capital cost.  
The analysis of CCCB presented in this paper could be 
applied to the circuit breaker in [14] and so on. Further work 
will take into account the optimal design of the snubbers for the 
LCS and the optimal dimension of other types of CCCB.  
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